register free | resend password

Blue Pearl Advances FPGA Design Automation, Announces Software Release With Enhanced Path Analysis

Demos Set for ARM TechCon, Oct.31-Nov 1, 2012, Santa Clara, California

ID: 1161978
recent pressrelease next pressrelease

(businesspress24) - SAN JOSE, CA -- (Marketwire) -- 10/19/12 -- , Inc, the provider of EDA software that accelerates RTL signoff for FPGA designs, today, announced that it is shipping Release 6.1 of its , for Windows and Linux operating systems. The new version includes enhancements that improve and further automate the FPGA design process, including one of its biggest design bottlenecks -- critical path analysis.

"Our goal is to alleviate painful parts of the FPGA design process coupled with easy to use EDA software," remarked Shakeel Jeeawoody, VP Marketing at Blue Pearl. "With the 6.1 release, FPGA designers have more control over tool flow and mode-based path analysis before running synthesis and timing analysis."

Enhancements to Blue Pearl Software Suite Version 6.1 include:

Mode-based path analysis

Better tool control using TCL

Enhanced CDC schematics to pinpoint problems

Previously included multi-language (SystemVerilog, VHDL, and Verilog) support, a longest path viewer and an improved FPGA synthesis flow.
For more information, on longest path analysis, please to read our article .

The Blue Pearl Software Suite works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs automate the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification Environment™ makes it easy to use.

The company's collaboration with Synopsys offers an optimized flow that works with Synopsys' Synplify Pro FPGA synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Synopsys' synthesis flow.

will be demonstrated at 2012, Oct. 31-Nov. 1, stand TT2, Santa Clara Convention Center, Santa Clara, California.

Please click on the following links to sign up for a and .

Release 6.1 of is available now. Please contact to arrange a demo or for pricing and upgrade information.

provides EDA software that accelerates RTL signoff for FPGA designs. The company's checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduce FPGA design risks.
Visit Blue Pearl Software at .

Notes to editors
A Blue Pearl Software Suite 6.1 graphic is available on request.

ASIC: Application Specific Integrated Circuit
CDC: Clock Domain Crossing
EDA: Electronic Design Automation
FPGA: Field Programmable Gate Array
RTL: Register Transfer Level
SDC: Synopsys Design Constraints
SOC: System on Chip
Tcl: Tool Command Language

Visual Verification Environment is a trademark of Blue Pearl Software, Inc.
All other trademarks are property of their respective owners.

Press Contact:
Georgia Marszalek
ValleyPR, LLC for Blue Pearl Software

Keywords (optional):

fpga, xilinx, vivado, synopsys, synplify, rtl, blue-pearl-software, arm, arm-techcon, altera, critical-path,

Company information / Profile:

PressRelease by


PressContact / Agency:

published by: MARKETWIRE
print pressrelease  send to a friend  

Date: 10/19/2012 - 17:37
Language: English
News-ID 1161978
Character count: 0
Firma: Blue Pearl Software
Ansprechpartner: Feedback to about Pressrelease-id:


Number of hits: 137


Direct Link to this PressRelease:

We would appreciate a link in your News-, Press- or Partner-Site.

Comments on this PressRelease

All members: 9 437
Register today: 0
Register yesterday: 0
Members online: 0
Guests online: 34

Don't have an account yet? You can create one. As registered user you have some advantages like theme manager, comments configuration and post comments with your name.